A nanoelectronic device consisting of a SiN x / Si/ SiN x nanopillar and a side electrical gate has been assembled to display single-electron resonance tunneling and Coulomb modulation at 300 K. The device features an ultrasmall quantum dot of size ϳ10ϫ 10ϫ 3 nm 3 and its manufacture is fully silicon processing compatible. We find a simple guideline to derive the gate-dot coupling strength ␣ by comparison of the peak spacing in the current-voltage ͑I-V͒ characteristics of I d − V d and I d − V g at low voltage. The better-defined quantum cavity enables us to apply a three-dimensional single-particle model to identify the excited quantum states.
Lately, the development of vertical silicon singleelectron transistors has attracted considerable interest. The reason is simple because of its capability to provide as a second option in chip design other than in-plane ones [1] [2] [3] [4] [5] that have already proven their compactness and fully very-largescale-integration ͑VLSI͒ compatibility. Pioneering work has made such an attempt practicable by using the structure of nanopillars; Fukuda et al. 6 first showed that the size of it can be made very small, ϳ5 nm, by using lateral oxidation to warrant the manifestation of quantum mechanical effects. Soon after, Pooley et al. 7 demonstrated that when electrons pass through the nanopillars, the effects of Coulomb blockade appear at liquid helium temperature. However, to accomplish a fully functional device capable of operating at 300 K for best economic value, the arrangement of electrical side gate definitely is a challenge; it not only has to be set in proximity to the center silicon dot to ensure a strong coupling, but it also has to be firmly anchored to the substrate for reliable operation. Due to these difficulties, successful studies are rare, except one reported in GaAs 8 which indicated some spin effects. In this letter, we shall present a method of fabricating a vertical transistor consisting of a SiN x / Si/ SiN x nanopillars and a side gate to explore singleelectron resonance tunneling and Coulomb modulation at 300 K. Our method is conventional by fully taking advantages of standard VLSI techniques and e-beam lithography. Our experimental results show that the approach is successful as evidenced by prominent current-voltage characteristics attributed to single-electron resonance tunneling and their side-gate modulation.
Our transistor, schematically drawn in Fig. 1͑a͒ , was fabricated on p-type ͑100͒ silicon wafers. It basically features a center silicon separated from the top and bottom contacts by two nitride barriers. This dot cavity has a critical length of 3 nm and is intimately coupled to a gate electrode on the side. The fabrication of the device proceeds as follows; first we deposited the multilayer structure of SiN x ͑3 nm͒-poly -Si͑3 nm͒-SiN x ͑3 nm͒ in low-pressure chemical vapor depoa͒ Author to whom correspondence should be addressed; electronic mail: ymwan@isu.edu.tw 2 via doping with ϳ1 ϫ 10 19 cm −3 P + in the mixed gas of SiH 4 and PH 3 . To prevent electrical shortage, a short oxidation time using rapid thermal annealing for 30 s was then carried out to seal the nanopillars ͑create ϳ1.5 nm oxide͒.
Next, a contact widow ͑ϳ20 nm wide͒ is open on the top nitride to form the drain contact as illustrated in the bottom-left corner of Fig. 1͑b͒ . To do this, a layer of tetraethylorthosilicate ͑TEOS͒ ϳ200 nm thick was first grown to level the height of the plateau and then spun coated a layer of photoresist. After development, the exposed TEOS in the upper-right area was cleaned off. Following another chemical etch to further miniaturize the nanopillars, a short oxidation was applied. The nonremoved photoresist was used as a hard mask for wet etch in H 2 O and HF ͑ratio 50 to 1͒ for about 1 min. This lateral etch then creates an underneath cut and an open active zone, as shown in between the dashed and solid lines. After the strip of the photoresist, polysilicon was defined at a normal angle with respect to the source, as illustrated in Fig. 1͑c͒ . The overlap region of both electrodes therefore defines the nanopillars with an outside dimension of 20ϫ 20ϫ 9 nm 3 . To further squeeze the cavity, the technique of self-aligned oxidation was used to add another ϳ6 nm oxide, totaling ϳ9 nm thick leading to quantum dot of 10ϫ 10ϫ 3 nm 3 in size. The last step of the fabrication consisted of the sputter deposition and etch of Al ͑300 nm͒ to provide a side gate right next to the cavity.
Devices were then loaded into a probe station of Thermal Cascade for current-voltage measurements using a threeterminal HP 4156 C with 1 mV and 10 fA resolutions in ambient environment. Because of the small junction size, the typical current measured is very low down to the range of sub pico-amp. The high resistance ϳ10 12 ⍀ also reflects the excellent insulation of silicon nitrides when electrons have to pass through the double barriers. For all measurements, the bias voltage is always kept low ͑less than 1 V͒ in order to fit the need of low power operation. Figure 2 presents a series of I ds − V ds characteristics for several values of V gs . Clearly, oscillations develop when the V ds is beyond a threshold value ͑V t ͒ and marked by arrows. The sharp peaks seen over a wide voltage range strongly suggest that electrons passing through the cavity involve resonance tunneling through discrete energy states. The periodicity estimated between peaks is ϳ25± 3 meV, which is found to coincide with the single-electron charging energy E c =e 2 / 2C assuming that the parallel nitrides act as electrodes to accumulate charge. Quantitatively, given o = 8.85 ϫ 10 −12 C 2 Nm 2 , A = L x W =10 −16 nm 2 , H = 3 nm, and r = 11.7, the capacitance C = r o A / H is about 3.5 aF, leading to E c ϳ 26 meV. Note that this value is in excellent agreement with the data. The linear dependence of the V t vs V gs , illustrated in the inset of Fig. 4 , is reasonable since the Fermi level in the quantum cavity is adjusted in proportion to the preset bias. No modulation found here is expected because both energy spacing ⌬E͑x , y͒ϳ4 meV, see Eq. ͑1͒ and E c , is smaller than KT of 26 meV.
The influence of gate voltage on current I ds was also recorded. In Fig. 3 , it is evident from the I ds − V gs curve for V ds = 10 mV, periodic oscillations appear when thermal noise is suppressed. The most distinct feature is that the position of V t shifts toward a much higher value of ϳ400 meV, which is almost twice that of ϳ200 meV seen in I ds − V ds . In addition, the peak spacing is also increased to a period of ϳ50 meV. Overall, these findings simply imply that the coupling strength ␣ on the gate is about half that in the forward charging. There have been independent reports in the literature supporting our finding; in Fig. 4 thickness. The value extrapolated by a best fit for an oxide 9 nm thick is about ϳ0.5. The excellent agreement clearly infers that this rule is general and can be applied to both I-V characteristics to easily derive the important physical parameter. Since the junction total capacitance is 3.5 aF, therefore, the gate-dot capacitance is estimated to be ϳ1.7 aF. Notice that this value fits very well to the expression ⌬V g C g = e for V gs ജ 0.7 V, where ⌬V g is ϳ0.09 V, and it also agrees with previous findings. [1] [2] [3] [4] [5] The decay constant D derived at 6 nm matches the Fermi wavelength of electron at 300 K.
When V ds becomes large, unusual phenomena appear: note that in the I-V trace for V ds = 0.1 V, the periodicity of the oscillations becomes drastically enlarged; for 0.2 V, robust peaks reappear but starting at a higher V t ; for 0.3 V, oscillations almost disappear, and then the peaks reappear again for 0.4 V. If the V t is plotted against V ds ͑Fig. 5͒, we find clear modulation as predicted by the theory of single-electron tunneling. 9 Qualitatively, such modulation is understandable because of the well-separated energy level spacing ⌬E z = 40 meVӷ KT. However, the irregularities imply that there is a strong competition ͑or mutual interference͒ between quantum modes in the cavity. When the modes of drain source dominate those of the gate source ͑vice versa͒, robust peaks manifest themselves. In transition, quantum coherence is disrupted, resulting in zero conductance. Now, we address the issue of the resonance states at threshold. Because of the better-defined geometries in the quantum cavity, we use the single-particle quantum well model to specify its excited states. From the energy expression in Eq. ͑1͒, the onset ϳ200 meV corresponds to the doublet states ͓2,3,2͔ and ͓3,2,2͔. The quantum number N z =2 implies that the
first excited state is responsible for resonance tunneling ͑the ground state is of n z =1͒. In fact, the uneven number of n x and n y seems to be odd. In our view, the most favorable state should be either ͓2,2,2͔ or ͓3,3,2͔ because of the balanced and high quantum numbers, and that would give a uniform distribution of space charge distribution in the cavity. Consequently, the phonons excited in nitride membranes would be kept to a minimum and so would the noise level. As far as the energy state with quantum numbers ͓2,2,1͔ strong thermal fluctuations prohibit its observation.
In conclusion, we have successfully fabricated a new kind of silicon based single-electron transistor using nanopillars with a vertical geometry. Current-voltage measurements at room temperature show prominent quantum effects due to electron resonance tunneling with side-gate modulation. The demonstration of the operation of the device at low bias ͑less than 1 V͒ is encouraging and shows its potential as a replacement of the well developed in-plane single-electron transistors. The combination of both architectures should be very useful for the next generation of VLSI-compatible nanoelectronics.
